$\qquad$
$\qquad$

## DIPLOMA EXAMINATION IN ENGINEERING/TECHNOLOGY/MANAGEMENT/ COMMERCIAL PRACTICE, NOVEMBER - 2023

DIGITAL CIRCUITS
[Maximum marks: 100]
[Time: 3 Hours]
PART - A
Maximum marks: 10
I (Answer all the questions in one or two sentences. Each question carries 2 marks)

1. List any two unweighted codes.
2. Define fan-in and fan-out.
3. Define glitch.
4. List the asynchronous inputs to flip-flops.
5. Define resolution of digital meter.

PART - B
Maximum marks: 30
II (Answer any five of the following questions. Each question carries 6 marks)

1. Subtract using 2 's complement method.
(i) $1101_{2}-0101_{2}$
(ii) $10011_{2}-11001_{2}$
(iii) $10110_{2}-110_{2}$
2. Convert the following to decimal number system.
(i) $357_{8}$
(ii) $9 \mathrm{~B} 47_{16}$
(iii) $110011_{2}$
3. Explain the operation of TTL NOT gate.
4. Outline the drawback of S-R flip-flop and explain how it is eliminated.
5. Describe serial in parallel out shift register.
6. Compare ROM and RAM.
7. Describe the working of single slope $A / D$ converter.

PART - C
Maximum marks: 60
(Answer one full question from each unit. Each full question carries $\mathbf{1 5}$ marks)
UNIT -I
III. (a) Simplify the following expressions using Boolean laws.
(i) $\overline{\mathrm{A}} \mathrm{BC}+\mathrm{A} \overline{\mathrm{B}} \mathrm{C}+\overline{\mathrm{A}} \overline{\mathrm{B}} \mathrm{C}+\overline{\mathrm{A}} \overline{\mathrm{B}} \overline{\mathrm{C}}+\mathrm{A} \overline{\mathrm{B}} \overline{\mathrm{C}}$
(ii) $\mathrm{A}+\mathrm{AB}+\mathrm{ABC}+\mathrm{ABCD}$
(iii) $\mathrm{AC}+[\overline{\mathrm{B}}+\mathrm{A}(\mathrm{B}+\overline{\mathrm{C}})]$
(b) Convert the following numbers.

$$
\begin{array}{lll}
\text { (i) } 1100111011_{2}=(\ldots \ldots)_{16} & \text { (ii) } 142_{8}=(\ldots \ldots)_{2} & \text { (iii) } 11001_{2}=(\ldots . .) \text { gray } \tag{6}
\end{array}
$$

## OR

IV. (a) Simplify using $K-$ map $f=\sum m(0,1,2,7,8,9,10)+d(6,12,13)$
(b) Perform: (i) $11001_{2}+10111_{2}$ (ii) $1010_{2}-101_{2}$ (iii) $1011_{2} \times 101_{2}$

## UNIT-II

V. (a) Explain the operation of TTL NAND gate.
(b) Explain the implementation of basic gates using universal gate NAND.

## OR

VI. (a) Explain the operation of $4 \times 1$ multiplexer.
(b) Describe the operation of full adder with logic circuit.

## UNIT-III

VII. (a) Describe the working of serial in serial out shift register.
(b) Design a synchronous decade counter.

## OR

VIII. (a) Describe the working of Master-Slave J-K flip flop.
(b) Design a four bit asynchronous counter.

## UNIT-IV

IX. (a) Explain the working of successive approximation Analog to Digital converter.
(b) Describe the working of Binary weighted Digital to Analog converter. OR
X. (a) Explain the various RAMs.
(b) Describe the working of $\mathrm{R}-2 \mathrm{R}$ Digital to Analog converter.

